“Clock tree synthesis (CTS) is an important process in determining overall chip timing and power consumption. The CTS is also a time-consuming process for checking the clock tree. If the chip design ...

Using our “Specman agent approach for the Mixed Verification†along with exploiting “real†feature of Specman version 8.2, we can introduce directed/constrained randomization to the frequencies ...